




Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

<u>Pad</u>	<u>Function</u>
1	BAL
2	-IN
3	+IN
4	V-
5	BAL
6	OUT
7	V+
8	COMP



NOTE: Substrate must be unbiased.

Topside Metal: Al
Backside: Si
Backside Potential: See Above
Mask Ref: Issue 3
Bond Pads (Mils): 4 mils squ. min.

APPROVED BY:
MFG: HAR.

DIE SIZE (Mils): .057 x .067
THICKNESS: .019+/- .003

DATE: 3/21/00
P/N: HAO2529-2

DG 10.1.2
 Rev A 3-4-99